

1 **ABSTRACT**

2 An ESD protection circuit is disclosed, including a silicon controlled
3 switch (SCS), a switch control circuit, a metal oxide semiconductor field effect
4 transistor (MOSFET), and a transistor control circuit, wherein when terminal
5 over-voltage stress occurs over the positive power supply terminal in the active
6 mode, the transistor control circuit is able to turn on the MOSFET, and at the
7 same time the switch control circuit is able to trigger the SCS into conduction to
8 form a discharging path, such that the terminal voltage over the positive power
9 supply terminal will be rapidly decreased to the level of the holding voltage of
10 the SCS to provide ESD protection for the IC. When terminal over-voltage stress
11 in the active mode is removed, the MOSFET is disabled, but the SCS remains
12 closed for discharge current, so the latch-up phenomenon is avoided.